Scientific Detector Workshop October 10, 2013, Florence

#### Driving, conditioning and signal acquisition Prototype ASIC for Large Format NIR/SWIR Detector Array

<u>B.Dupont</u>,Peng Gao, B.Dierickx, G.Verbruggen, S.Gielis, R.Valvekens,





ASIC for LF NIR/SWIR detector array







# status

#### • Development in two phases:

- Prototype ASIC (2013)
- Final product design (2014-2015)

- Device is just back from foundry:
- Tests will go on until jan 2014









# Outline

- Motivation and technical challenges
- Design for Radiation hardness and Cryogenic temperature
- Circuit design and simulation
- Test setup
- Conclusions









## Outline

- Motivation and technical challenges
- Design for Radiation hardness and Cryogenic temperature
- Circuit design and simulation
- Test setup
- Conclusions



caele









# A signal conditionning ASIC

This development aims at providing the community with a signal conditioning ASIC

- Tailored to imagers (especially IR sensor)
- Versatile
- With a wide operating temperature range
- Taking in consideration multiple IR detector manufacturers specificities
- Able to drive multi-sensor systems







## Why an ASIC ?

#### Data acquisition and control system for IR imagers







[Z.Zhao.SDA'05]

#### **Analog domain**

Signal conditioning Analog to digital converter Regulated power supply Bias voltage/current references

#### **Digital domain**

Digital control core Memory & Clock Data Communication







#### A true mixed mode ASIC



#### ASIC for LF NIR/SWIR detector array







# **Challenging specifications**

Analog domain									
Function	No.	specifications							
LDO	4	1.3-3.4 [V], 100mA max. supply current							
Analog inputs	16								
Preamplifier / CDS / Offset cancellation	4	5 gains, 25uV RMS noise 8 bits Offset removal							
16-bit ADC	4	Successive approximation with bits calibration Target DNL < 1,5 LSB							
ROIC bias and Reference voltages	16	10 bits, rail to rail operation							
ROIC health monitoring	4	Resistors / differential voltage monitoring 16 bits							
Internal reference	1	1.2V Bandgap							
Temperature sensor	1								









#### 9 caeles

to MCT ROIC

supplies

analog core config Digital part

# **Challenging specifications**

Digital domain						
<b>3</b> ••• ••••••						
Master clock	0 – 200 MHz	analog par				
System level protocol	2 – 200 Mbit/s Space Wire	Digital				
ROIC digital control	32					
Scheduler time granularity	10M updates/s					
Sequence nesting depth	8					
ROIC monitoring and trigger inputs	8					
ROIC programming channel	1 SPI					







#### Environmental constraints

#### **Challenging design for:**

- Cryogenic temperature (77K)
- ... but not only: operates from 77K to room temperature
- Radiation tolerance in space (designed up to 1Mrad TID, 60MeVcm<sup>2</sup> /mg SEU)
- High reliability
- Scalalibility







# Outline

- Motivation and technical challenges
- Design for Radiation hardness and Cryogenic temperature
- Circuit design and simulation
- Test setup
- Conclusions and future work

cael







#### Radiation hardness

Radiation hardness is a concern for:

• Synthetized digital logic

• Analog custom designed cells





# Radiation hardness: digital design

#### The project uses DARE Library

- Developed by IMEC
- Designed up to Mrad, used in flight models
- DARE180 (UMC 0.18um 1P6M CMOS)
- Radiation Hard Standard Cells, SRAM, I/O cells, PLL
- Intrinsic protection against Latch up and TID
- Flip-flop protected against SEU
- Allows custom mixed-signal design







# Radiation hardness: digital design

#### **Beyond library, circuit topology is rad hard:**

- Redundancy
  - Hamming Codes
  - Parity check
  - Safe FSMs
- Watchdog Timers





# Radiation hardness: analog design

DARE has a limited subset of analog component. Caeleste uses its own radhard cells

- Analog and High Voltage logic standard cells
- Full custom tactical cells

#### Prevention for:

- Single Event
- Total dose

Layout using Caeleste's standard library (left) and the same in the fully radiation hard library (right)

	HAT BE BANGED BA DA TO BE DA
MUNH TO SULLA	
A Allon and A	
HILL ST.	International Advances of the second second
PHILE STATE	
NUL CONTRACTOR	
MULLING TO HI	
Contraction of the	
CITY TO BE REAL	
VIN THE N	In the second se
GINE AND A	
CHARLES C	
11 11 A 4 4 1	









#### Design for low temperature

Analog and digital flow require different approach on modeling and design strategy for cryogenic temperature:

- Synthetized digital logic:
  - Validation of key blocks (such as SRAM)
  - A derating of speed, power, etc. of the library
- Analog custom design:
  - Active and passive component









# Cryogenic digital design

The DARE library has never been used at 77K

The logic becomes faster. However one must take care of set-up and hold time violation.



The library models have be adapted, based on a model characterized at 218K

Other components like SRAM are also to be validated still









# Cryogenic analog design

- MOSFET modeling
  - V<sub>th</sub>: increase
  - Mobility: increase
  - MOS switch: low R<sub>on</sub>



- Careful choice of passive components
  - Highly doped non silicide poly Resistor for stability
  - MIM capacitors







# Outline

- Motivation and technical challenges
- Design for Radiation hardness and Cryogenic temperature
- Circuit design and simulation
- Test setup
- Conclusions



caele







caeles

0





## Analog section











# LDO

### • LDO

- Programmable output
- Stability: PM>60°
- Output current 0-100mA



- Bandgap
  - 1.2V
  - 77K-300K







## LDO: tunning range

Fine / coarse Tuning

Extended Range: 1,3...4,2V







# LDO: stability











# ADC

- 16-bit, 50-200kHz, fully differential SAR ADC
  - Feedback DAC 11 MSBs capacitive and 5 LSBs resistive
  - Low offset comparator: auto zero
- A calibration scheme is available







#### ADC: model driven design







#### ADC: design verification

GALILEO







# Digital design







# Digital design

##	# Sei	cies Ta	able														
##	****	****			Repe	eat	Addr										
##	*####	*****	******	####	######	####	####	###	* # # # # # # # *	######	*****	#1	*****	###	##	+###	
S	Base					1	0										
т		0	Clk	ON													
т		0	Clk	Togg	le												
т		0	Clk	OFF													
S	Clk (	DN 1	_														
т	_	0	Clk0	0 1													
т		0	C1k0	$1^{-1}$													
S	Clk 1	Coggle2	2	-													
т	_	0	Clk0	0_0													
т	101	15	Clk0	0 1													
т		0	C1k0	1_0													
т		0	C1k0	$1_{1}$													
S	Clk (	OFF1		_													
т	501	15	Clk0	0 0													
т		0	Clk0	1 0													
				-													
	-	Base@000	R:1 Cik_O	N, O CI	k_Toggle , O	CIk_OFF	. •										
6																	
N@10	2 R:1	cikoo_1,	0 clk01_1,0	CIk	Toggle@003	R:2	cikoo	_0,0	Clk00_1, 10us	Clk01_0,0	Cik01_1,0	ł	Clk_OF∓@001	R: 1		clk00_0, 50us	C[k01_0, 0







# Outline

- Motivation and technical challenges
- Design for Radiation hardness and Cryogenic temperature
- Circuit design and simulation
- Test setup
- Conclusions and future work



caele







#### **Caeleste**

# ©esa ♀ Test setup



Unified design for: Room temperature board Cryogenic temperature



2013 10 07







## Outline

- Motivation and technical challenges
- Design for Radiation hardness and Cryogenic temperature
- Circuit design and simulation
- Test and measurements
- Conclusions and future work



Caele







## Conclusions

- Fully custom design high performance mixed signal ASIC
- From cryogenic(77K) to room temperature
- Radiation hard for TD and SE
- Highly flexible for ROICs
  - Highly programmable sequencer
  - Wide programmability and large dynamic ranges in analog circuits
- Beyond IR imagers







### Next steps ?

- Testing!
- Larger Asic with multiple channels (32 to 64)
- Faster ADCs are under development (up to 12MSamples /s with reduced resolution)
- More discussion with instrument builders and IR sensor manufacturers for further enhancements
- Irradiation testing and deeper temperature testing













Thank you!



ASIC for LF NIR/SWIR detector array